posted by user: xgeorgio || 6500 views || tracked by 7 users: [display]

HLDVT 2011 : IEEE International High Level Design Validation and Test Workshop

FacebookTwitterLinkedInGoogle


Conference Series : High Level Design Validation and Test
 
Link: http://www.hldvt.com
 
When Nov 9, 2011 - Nov 11, 2011
Where Napa Valley, USA
Submission Deadline Jun 10, 2011
Notification Due Aug 10, 2011
Final Version Due Sep 9, 2011
 

Call For Papers

The sixteenth annual workshop HLDVT 2011 aims to bring together a community of researchers in the areas of design, validation, and test. The workshop addresses the integration of multiple functions on-chip at higher levels of design abstraction, and the techniques and methodologies for modeling, analyzing, and validating such systems. In particular, the workshop has become a unique forum for researchers and practitioners to discuss the practical issues associated with validation of extremely large designs. Topics of interest include, but are not limited to:

• Simulation-Based Validation • Formal Verification and Hybrid Methods • Design Abstraction & Behavioral Modeling • Error Trace Interpretation and Debugging • On-Chip and Core-Based Testing • Test Generation for Defects, Design Errors, and Delay • Hardware/Software and Mixed-signal System Co-Validation • Emulation and Prototyping • Post-silicon Validation and Debug

Paper Submission: The Program Committee invites authors to submit papers not to exceed 8 pages (IEEE two-column conference format with 10pt minimum font size) describing original and unpublished work. Panels and special session proposals are also invited. All submissions must be made electronically in PDF format using the paper submission webpage: http://www.hldvt.com/submissions . Please ensure that all the required contact details are entered during online submission.

Paper Publication and Presenter Registration: The submission of a paper or panel proposal will be considered as evidence that upon acceptance, the author(s) will present their paper. For the papers to appear in the program and proceedings, required is at least one full workshop registration by an author before the submis- sion of camera-ready version. IEEE reserves the right to exclude a paper from distribution (e.g., removal from IEEE Xplore) if the paper is not presented at the workshop.

Submission deadline: June 10, 2011 Acceptance Notification: August 10, 2011 Final manuscript: September 9, 2011

Questions regarding paper submissions and the program may be ad- dressed to the program chair: Sandeep Shukla, programchair@hldvt.com. Other questions may be addressed to the general chair: Zeljko Zilic, generalchair@hldvt.com. Additional pertinent information will be made available at http://www.hldvt.com/11/ .

Journal Special Section: The best papers on validation of multicore systems will be considered for inclusion in a special section of IEEE Design and Test of Com- puters, to be published in May 2011.

HLDVT 2011 is sponsored by the IEEE Computer Society Test Technology Tech- nical Council and the IEEE CS Design Automation Technical Committee.

Related Resources

SmartIoT 2025   The 9th IEEE International Conference on Smart Internet of Things
AST 2026   7th ACM/IEEE International Conference on Automation of Software Test
HLPP 2025   18th International Symposium on High-level Parallel Programming and Applications
IEEE-ACAI 2025   2025 IEEE 8th International Conference on Algorithms, Computing and Artificial Intelligence (ACAI 2025)
VALID 2025   The Seventeenth International Conference on Advances in System Testing and Validation Lifecycle
ACM HP3C 2025   ACM--2025 9th International Conference on High Performance Compilation, Computing and Communications (HP3C 2025)
AAIML 2026   IEEE--2026 International Conference on Advances in Artificial Intelligence and Machine Learning
SANER 2026   The 33rd IEEE International Conference on Software Analysis, Evolution and Reengineering
IEEE AIxVR 2026   8th International Conference on Artificial Intelligence & extended and Virtual Reality
CIFEr 2026   IEEE Computational Intelligence in Financial Engineering and Economics