| |||||||||||||||
IEEE 14th MCSoC 2021 : 14th IEEE International Symposium on Embedded Multicore/Manycore (MCSoC 2021) | |||||||||||||||
Link: http://www.mcsoc-forum.org/ | |||||||||||||||
| |||||||||||||||
Call For Papers | |||||||||||||||
Program Highlights:
The IEEE 14th MCSoC-2021 (initially was in 2020, but was postponed due to COVID-19) aims to provide the world’s premier forum of leading researchers in the Embedded Multicore/Many-core SoCs software, tools, and applications design areas for academia and industries. From the 2018 edition, the MCSoC symposium targets new emerging topics related to neuro-inspired/neuromorphic computing architectures and systems. Prospective authors are invited to submit their contributions. Submission of a contribution implies that at least one of the authors will have a full registration to the symposium upon acceptance of his/her contribution. Submission can include, technical and experimental, theoretical, conceptual, or survey. All submissions will be peer-reviewed on the basis of relevance, originality, importance, and clarity. Topics of interest will fall under one or more of the following symposium tracks: Track 1: Embedded Multicore/Manycore SoC Programming Track 2: Embedded Multicore/Manycore SoC Architectures Track 3: Embedded Multicore/Manycore SoC Design Track 4: Embedded Multicore/Manycore SoC Interconnection Networks Track 5: Embedded Multicore/Manycore SoC and System Security Track 6: Embedded Multicore/Manycore SoC Design Automation and Low-power Design Track 7: Embedded Multicore/Manycore SoC Real-Time Systems Track 8: Operating Systems Platforms for Real-Time Embedded Applications Track 9: Embedded Multicore/Manycore SoC Applications Track 10: Algorithms and Hardware for Learning On-chip Track 11: Embedded Neuromorphic Computing Systems Track 12: Secure and Fault-Tolerant Embedded Computing Track 13: Machine Learning for Energy-efficient, Reliable Manycore Interconnects Special Sessions Special Session on Auto-Tuning for Multicore and GPU Special Session on Intelligent Systems and Learning Technologies: Models, Methods, and Applications (ISLT) Special Session on Low-power Solutions for Future SoC design Special Session on Applications and Architectures designed for Energy-efficient Hardware Special Session on Traffic-aware Design for Multicore/Manycore SoCs Special Session on Scalable and Flexible Many-Core Mapping and Runtime Techniques Submission Guidelines and Proceedings Electronic paper submission should not exceed 8 double-column IEEE format pages, including figures and references. Papers should be formatted as close as possible to the final format – double column, single-spaced, and Times or equivalent font of minimum, 10pt size. The acceptable format is PDF only. Any other file format and manuscripts received in hard-copy form will not be processed. Please use IEEE Formats for paper formatting. Every submitted paper will be evaluated by at least three reviewers in technical quality, originality, significance to the symposium, and organization. We encourage authors to proofread and spell-check their papers before submission.MCSoC 2020 proceedings will be published by IEEE Computer Society, which will be included in the Computer Society Digital Library CSDL and IEEE Xplore. All CPS conference publications are also submitted for indexing to EI’s Engineering Information Index, Compendex, and ISI Thomson’s Scientific and Technical Proceedings, ISTP/ISI Proceedings, and ISI Thomson. ***Important Dates -Abstract submission: July 30, 2021 (extended) -Full paper submission: July 30, 2021 (HARD DEADLINE) -Acceptance notification: August 30, 2021 -Camera-ready paper: September 15, 2021 ***Submission System The submission system is: https://edas.info/N27016 |
|