The 6th HiPEAC Workshop on Reconfigurable Computing 2012 - WRC 2012 provides a forum for researchers active in domains within the reconfigurable area.

Its main focus is on reconfigurable architectures, tools and algorithm that facilitate such systems and applications tailored for reconfigurable platforms.

The workshop intends to bring together both hardware designers and software developers that make extensive use of reconfigurable computing. Moreover, it aims at enabling scientific discussion regarding future challenging issues.

The main purpose of this workshop is to encourage the submission of work-in-progess in the topics covered by the call, thus providing quick and valuable feedback.

Best papers will be selected and forwarded for possibile pubblication on Journal of Systems and Architectures - JSA.

Authors are invited to electronically submit papers up to 10 pages in Springer LNCS format in the following website: papers upload link will be provided soon.

The main purpose of this workshop is to encourage the submission of work-in-progess in the topics covered by the call, thus providing quick and valuable feedback. As such we do not provide formal proceedigns. We encoruage authors of papers who want to timestamp immediately their idea to forward their paper to HiPEAC tech-report, after presentation at our workshop. Moreover, best papers will be selected and forwarded for possibile pubblication on Journal of Systems and Architectures - JSA.


The topics of interest include, but are not limited to:


Reconfigurable Architectures:

- Novel architectures (logic blocks, interconnects, I/O)

- Reconfigurable fabrics combined with dedicated system blocks (DSP, processors, memory etc.)

- Memory issues: adaptivity, coherence, latency tolerance, …

- Multicore support, resource sharing support, …

- Low power reconfigurable architectures, …

- Networks on chip tailored for reconfigurable architectures, …

- Dynamic and run-time reconfiguration,

- Defect and Fault Tolerance


Reconfigurable Tools and Technologies:

- System level design and HW/SW co-design

- Static and dynamic power efficiency

- Modeling, optimization, technology mapping and design verification

- Design and debug of reconfigurable systems

- Testing, verification and benchmarking

- Dedicated compilers and high-level languages

- Operating system support for reconfigurability

- Impact of reconfigurable hardware on real-time performance


Reconfigurable Applications and Algorithms:

- Adaptive and bio inspired applications

- Application domain specific, e.g. multimedia, bioinformatics, cryptography and more

- High-performance, high reliability and/or power efficient application acceleration

- Rapid prototyping