posted by user: amamory || 10046 views || tracked by 29 users: [display]

ITC 2013 : International Test Conference

FacebookTwitterLinkedInGoogle


Conference Series : International Test Conference
 
Link: http://www.itctestweek.org/
 
When Sep 10, 2013 - Sep 12, 2013
Where Anaheim, California, USA
Submission Deadline Feb 4, 2013
Notification Due May 7, 2013
Final Version Due Jun 2, 2013
Categories    test   VLSI
 

Call For Papers

International Test Conference is the world's premier venue dedicated to the electronic test of devices, boards and systems-covering the complete cycle from design verification, design-for-test, design-for-manufacturing, silicon debug, manufacturing test, system test, diagnosis, failure analysis and back to process and design improvement. At ITC, design, test, and yield professionals can confront the challenges the industry faces, and learn how these challenges are being addressed by the combined efforts of academia, design tool and equipment suppliers, designers, and test engineers.

ITC, the cornerstone of the Test Week event, offers a wide variety of technical activities targeted at test and design theoreticians and practitioners, including: formal paper sessions, tutorials, panel sessions, case studies, a lecture series, commercial exhibits and presentations, and a host of ancillary professional meetings.

Authors are invited to submit original, unpublished papers describing recent work in the field of test and design. In addition, authors are invited to submit practical, industry best practices to be included in application/lecture series sessions. Submissions simultaneously under review or accepted by another conference, symposium or journal, will be summarily rejected.

Submissions must include:
Title of paper.
Name, affiliation, mailing address, e-mail address, and phone number of each author.
Designation of the presenter - the person who ITC will communicate with.
One or two topic(s) from the topic list, or a description of your topic.
An electronic copy of a complete paper of six to eight pages (maximum of 10), or an extended summary of from three to four pages. Smaller submissions are rarely accepted.
An abstract of 35 words or less.
ITC maintains a competitive selection process for papers. Submissions must clearly describe the status of the reported work, its significance and highlights. Supporting data, results (priority is given to papers with results from real circuits) and conclusions, and references to prior work must also be included. ITC does not accept submissions that do not meet all specified criteria.


Paper submission deadline:
February 4, 2013 (Firm deadline)

Author notification:
May 7, 2013

Final manuscript due:
July 2, 2013


Panel organizers are invited to submit panel ideas to highlight new developments and trends in test, to invite group discussion on controversies in test approaches, or to educate the audience on new standards or practices. Submissions must describe the area and possible positions of different panelists. The deadline for panel proposal submissions is: February 4, 2013

Related Resources

ETS 2025   European Test Symposium
VLSIA 2025   11th International Conference on VLSI and Applications
NTIJ 2025   Nanoscience and Technology: An International Journal
VLSICS 2025   International journal of VLSI design & Communication Systems
CSIJ 2025   Circuits and Systems: An International Journal (CSIJ)
DFT 2025   38th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
SASIMI 2025   The 26th Workshop on Synthesis And System Integration of Mixed Information technologies