| |||||||||||||
ISVLSI 2016 : IEEE Computer Society Annual Symposium on VLSIConference Series : IEEE Computer Society Annual Symposium on VLSI | |||||||||||||
Link: http://www.isvlsi.org | |||||||||||||
| |||||||||||||
Call For Papers | |||||||||||||
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI
July 11-13, 2016 Pittsburgh, PA, USA www.isvlsi.org CALL FOR PAPERS This Symposium explores emerging trends and novel ideas and concepts in the area of VLSI. The Symposium covers a range of topics: from VLSI circuits, systems and design methods to system level design and system-on-chip issues, to bringing VLSI experience to new areas and technologies. Future design methodologies as well as new CAD tools to support them will also be the key topics. ISVLSI 2016 highlights a special theme of cyber-physical system. Over almost two decades, the Symposium has been a unique forum promoting multidisciplinary research and new visionary approaches in the area of VLSI. The Symposium is bringing together leading scientists and researchers from academia and industry. The papers from this symposium have been published as the special issue to top archival journals. This fact indicates a very high quality of the symposium papers, and we are determined to keep a strong emphasis on this critical aspect of any conference. The symposium proceedings are published by IEEE-CS conference publication services (CPS). The Symposium has established a reputation in bringing well-known international scientists as invited speakers, and this trend will continue. Contributions are sought in the following areas: 1) Analog and Mixed-Signal Circuits (AMS): Analog/mixed-signal circuits, RF and communication circuits, adaptive circuits, interconnects, VLSI aspects of sensor and sensor network. 2) Computer-Aided Design and Verification (CAD): Hardware/software co-design, logic and behavioral synthesis, simulation and formal verification, physical design, signal integrity, power and thermal analysis, statistical approaches. 3) Digital Circuits and FPGA based Designs (DCF): Digital circuits, chaos/neural/fuzzy-logic circuits, high speed/low-power circuits, energy efficient circuits, near and sub-threshold circuits, memories, FPGA designs, FPGA based systems. 4) Emerging and Post-CMOS Technologies (EPT): Nanotechnology, molecular electronics, quantum devices, optical computing, spin-based computing, biologically-inspired computing, CNT, SET, RTD, QCA, reversible logic, and CAD tools for emerging technology devices and circuits. 5) System Design and Security (SDS): Structured and Custom Design methodologies, microprocessors/micro-architectures for performance and low power, embedded processors, analog/digital/mixed-signal systems, NoC, power and temperature aware designs, Hardware security, Cryptography, watermarking, and IP protection, TRNG and security oriented circuits, PUF circuits. 6) Testing, Reliability, and Fault-Tolerance (TRF): Analog/digital/mixed-signal testing, design for testability and reliability, online testing techniques, static and dynamic defect- and fault-recoverability, and variation aware design. The Symposium Program will include contributed papers and speakers invited by the Program Committee as well as a poster session. The keynotes, special sessions and Student Research Forum are planned as well. Authors are invited to submit full-length, original, unpublished papers. To enable blind review, the author list should be omitted from the main document. Paper submission deadlines: Special Session Proposal Deadline: extended to February , 2016 Paper Submission Deadline: February 19, 2016 Extended to March 7, 2016 Student Research Forum Submission Deadline: February 19, 2016 Acceptance Notification: April 15, 2016 Submission of Final Version: May 13, 2016 Authors of a selected top quality papers from ISVLSI 2016 depending on the technical scope will be invited to submit extended versions of these papers to Special Issues like "Nanoelectronic Devices and Circuits for Next Generation Sensing and Information Processing" in IEEE TNANO and "Circuit and System Design Automation for Internet of Things" in IEEE TCAD. ISVLSI 2015 ORGANIZING COMMITTEE General Chairs Hai (Helen) Li, University of Pittsburgh, USA Xin Li, Carnegie Mellon University, USA TPC Chairs Saraju Mohanty, University of Noth Texas, USA Michael Hübner, Ruhr University Bochum, Germany Jason Xue, City University of Hong Kong, China Publication Chair Baris Taskin, Drexel University, USA Prasun Ghosal, Indian Institute of Engineering Science and Technology, Shibpur, India Financial Chair Wujie Wen, Florida International University, USA Special Session Chairs Yiran Chen, University of Pittsburgh, USA Terry Ye, Sun Yat-sen University, China Web Chair Theocharis Theocharides, University of Cyprus, Cyprus Student Research Forum Chairs Mehdi B. Tahoori, Karlsruhe Institute of Technology, Germany Shiyan Hu, Michigan Technological University, USA Tsung-Yi Ho, National Taiwan University, China Publicity Chairs Miroslav Velev, Aries Design Automation, USA Guangyu Sun, Peking University, China Aida Todri-Sanial, CNRS-LIRMM, France Jintong Hu, Oklahoma State University, USA Local Arrangement Chairs Zhaojun Liu, Sun Yat-sen University, China Registration Chair Natasa Miskov-Zivanov, Carnegie Mellon University, USA Auto-Visual Chair Dhireesha Kudithipudi, Rochester Institute of Technology, USA Liaison Chairs Ricardo Reis, Federal University of Rio Grande do Sul (UFRGS), Brazil Wei Zhang, Hong Kong University of Science and Technology, China Jürgen Becker, Karlsruhe Institute of Technology, Germany |
|