| |||||||||||||||
IEEE/IFIP PDP 2018 : The First IEEE/IFIP Workshop on Programmable Data Plane (PDP) | |||||||||||||||
Link: https://sites.google.com/site/pdp2018taipei/ | |||||||||||||||
| |||||||||||||||
Call For Papers | |||||||||||||||
====================================
CALL FOR PAPERS ==================================== The First IEEE/IFIP Workshop on Programmable Data Plane (PDP), Taipei, Taiwan, 27 April 2018. https://sites.google.com/site/pdp2018taipei/home Submission due: January 26, 2018 ==================================== GENERAL INFORMATION ==================================== Programmable data planes are emerging technologies to make it easy for users to redesign and modify data planes by means of domain specific languages and compilers. By utilizing programmable data planes, novel forwarding behaviors in data planes can be defined and accelerated/flexible network monitoring and data analytics can be achieved. Also, a number of interesting ideas can be embedded to programmable data planes. P4 (Protocol-independent programmable packet processor) is one of the most representative languages for programmable data planes. The P4 consortium has been established in 2015, and developed a language specification, a set of open-source tools (compilers, debuggers, libraries, software P4 switches, etc.), and sample P4 programs. Our PDP workshop provides a forum to bring together researchers working for programming network data planes. We aim to enable researchers in network operation and management to better understand opportunities of programmable data planes and to encourage active contributions to PDP communities. Potential topics in this conference include, but are not limited to: * Architecture for PDP * Programming languages for PDP * PDP compiler and debuggers * New behavioral model and target design * PDP applications (e.g., in-band network telemetry, load balancing, adaptive routing, network monitoring, and so on) * PDP targets (e.g., switching chips, smart NICs, and software switches (e.g., OVS)) * Integration with NetFPGA ==================================== SUBMISSION INSTRUCTION ==================================== All submissions must present original, unpublished research or experiences. Only original papers that have not been published elsewhere can be submitted. PDP allows the submission of Regular Papers and Short Papers. Each Regular Paper must be accompanied by a 75- to 200-word abstract outlining scope and contributions. Regular Papers are limited to 6 pages (including references). On the other hand, Short Papers are accompanied by a 50- to 75-word abstract stating new or controversial ideas or presenting work in progress. Short Papers are limited to 3 pages. All submissions must be written in English in IEEE 2-column style. Authors should submit their papers via JEMS at https://submissoes.sbc.org.br/home.cgi?c=2941. ==================================== IMPORTANT DATES ==================================== * Paper Submission Deadline: January 26, 2018 * Notification of Acceptance: February 28, 2018 * Camera Ready Deadline: March 16, 2018 ==================================== Streeing Committee James Won-Ki Hong (POSTECH, Korea) Jae-Hyoung Yoo (IITP, Korea) Workshop Co-Chairs Sangheon Pack (Korea University, Korea) Technical Program Committee Members Gianni Antichi (University of Cambridge, UK) Theo Benson (Brown University, USA) Giuseppe Bianchi (University Tor Vergata, Italy) Carmelo Cascone (ONF, USA) Taesang Choi (ETRI, Korea) David Hancock (University of Utah, USA) Michael Jarschel (Nokia Bell Labs, Germany) Ved Kafle (NICT, Japan) Joon-Myung Kang, (HP Labs, USA) Hanjun Kim (POSTECH, Korea) Jongwon Kim (GIST, Korea) Jeongkeun Lee (Barefoot Networks, USA) Wonjun Lee (Korea University, Korea) Jian Li (ONF/POSTECH, USA/Korea) Salvator Pontarelli (University of Rome "Tor Vergata", Italy) Fulvio Risso (Politecnico di Torino, Italy) Yang Xu (New York University, USA) Yibo Zhu (Microsoft, USA) Thomas Zinner (University of Wuerzburg, Germany) ===================================== |
|