The Compact Model Coalition (CMC) brings academia and industry partners together in the development and standardization of compact models for semiconductor devices. For 30 years now, the CMC has been instrumental in creating standardized and verified models for designers to use in their increasingly complex circuits for SPICE simulation.

The CMC is organizing a new and innovative International Compact Modeling Conference. Cosponsored by IEEE EDS, it will focus uniquely on compact device models, their development and broad application in the semiconductor industry. You are invited to participate in the evolution of these models, guide model development to help circuit designers create the best circuit performance possible, and enable foundries to leverage the strength of their device fabrication to full extent. Join the world experts in design, process technology, and model development to discuss state of the art semiconductor device modeling for a two-day in-person event in one location, offering a great opportunity to present and learn about this core element of circuit design and how to get the most from these global collaborations.

We are seeking papers for oral or poster presentations in the following areas:

APPLICATION OF DEVICE MODELS
» Innovative application of CMC standard device models
» Best practices,novel use, and benefits of standard device models in circuit design
» Use of compact models to demonstrate foundry device capabilities

DEVICE MODEL DEVELOPMENT
» Modeling of physical phenomena: Statistical variation, reliability and aging, noise and fluctuations, high frequency effects, Electrostatic Discharge (ESD), self heating, layout effects, etc.
» Methodologies to assist in model development, practices for coding, quality assurance, circuit simulator integration, etc.
» Parameter extraction, measurement techniques, model calibration, validation, and verification methodologies, including so lutions based on AI or Machine Learning.

MODEL ENHANCEMENTS AND IMPLEMENTATIONS
» Model extensions to capture additional device features (leakage, noise, capacitance, second-order dependencies, …) or expand the operating range of existing devices (bias, power, temperature, frequency, etc.)
» Model enhancements to support the design of new or demanding circuits
» Model workflow, implementation, and integration into the design environment (PDK)
» Computing/simulation platforms, simulation algorithms, and methodologies to improve simulation performance (parallel processing, etc.)
» Models for established device types that currently lack standardization.

MODELING FOR FUTURE/EMERGING TECHNOLOGIES AND APPLICATIONS
» Models for emerging device types or architectures on the horizon, such as, ferroelectric devices, silicon photonics, cryogenic, quantum computing, etc.
» Modeling of new physical phenomena in support of current and novel device technologies
» Novel device technologies currently being researched that could further revolutionize circuit performance, have implications in the design flow, and may become mainstream in the future

Please submit your paper proposals in the form of a 2-page abstract for review by January 15, 2025 here 2025.si2-icmc.org. Acceptance notifications will be sent by March 10, 2025. Accepted contributions (for both oral and poster presentations) are expected to submit a camera-ready 4-page draft version of their papers by April 20, 2025 and final version by May 23, 2025 for publication in IEEE Xplore®.

Submit Now: https://2025.si2-icmc.org/authors/call-for-papers